Introduction
One of SoC major application is the low power electronic products in mobile components which low active power and low leakage are the requirements. SRAM cell no doubt to be the most sensitive circuit in system to characterize devices integrated performance. As can be seen in figure 1, enlarge PMOS load transistor Ion can induce better of static noise margin (SNM), also known as read margin. However, tradeoff is needed between write margin and read margin [1] . Fig.2 shows a typical read margin SRAM cell degradation after 1 MHz, 125C, 1.4Vcc, 1000hrs stress. In this work, we present a correlation of N/P MOS Ion ratio with stress degradation and propose an empirical model of SRAM read speed degradation in terms of power low of Vccmin drifting by shmoo characterization. 
Experiments
65nm low power CMOS with typical 1.2volt Vcc devices were fabricated to form 6T-SRAM and its Vccmin drift are investigated by the index of alpha ratio (the ratio of PMOS load transistor Ion to NMOS pass gate transistor Ion). Vccmin drift after stress has been correlated to PMOS NBTI effect [2] [3], further study on alpha ratio correlation is presented in this works. Fig.3 reveals less hot of PMOS ( less Ion, lower alpha ratio ) can have more Vccmin drift (~ t 0.16 ) by NBTI effect which compared to higher alpha ratio of SRAM cell. Fluorine co-implant is reported to improve FEoL reliability [4] , used process flow is shown in Fig.4 . The Fig.5 compares Vccmin drift accumulation plot including with and without Fluorine co-implant on alpha ratio around 0.54. It show reverse trend compared to figure 2 that Vccmin drift after 1000hrs stress toward lower Vccmin value which can be attributed to the increasing of PMOS Ion. Fluorine co-implant devices reveal tighter Vccmin distribution after stress (Fig.5b ) than non Fluorine incorporation (Fig.5a ). 100%   620  640  660  680  700  720  740  760  780  800  820  840  860  880  900  920  940  960  980  1000  1020  1040  1060  1080  1100   0%   10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   620  640  660  680  700  720  740  760  780  800  820  840  860  880  900  920  940  960  980  1000  1020  1040  1060  1080  1100  1120  1140  1160  1180  1200  1220  1240  1260  1280  1300 SRAM read access time is analyzed by shmoo point of view as Fig.10(a) which the speed limitation of read mode on Vccmin can be further modeled by inverter timing delay concept. Fig.10(b) show the stress degradation of access timing drift which the power low exponent is 0.20. Correlation on Fig.10(c) indicates stress degradation is similar on Vccmin drift and access time drift. According to the empirical expression on inverter delay, it can be further proposed access timing stress degradation model as Eq. (1). This can be used to predict speed degradation shown in Fig.10(d) .
Conclusions
SRAM Vccmin degradation behavior by SRAM cell alpha ratio is shown in this paper. 50% accumulation plot of Vccmin drift indicates less shifting after stress on the Fluorine co-implant devices. It can be attributed to better Vccmin window by shmoo plot characterization. SRAM read access timing drift shows strong correlated to the Vccmin drift after high temperature stress. Besides, access timing stress degradation model also is presented in this works. 
